The design for the fabrication of Monolithic Interconnected Modules (MIMs) for thermophotovoltaic (TPV) power conversion described in this paper utilizes a novel, interdigitated contacting scheme that increases the flexibility in the size of the component cells and hence the output current and voltage of the module. This flexibility is gained at the expense of only minimally increased grid obscuration. Because the design uses the grid fingers of the component cells as the interconnect structure, the area of the device used for this purpose becomes negligible. In this paper we report on the specifics of the design as well as issues related to the fabrication of the modules. Preliminary performance data for representative modules also are offered.
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Introduction
Thermophotovoltaic (TPV) systems generate electricity by the direct photovoltaic conversion of photons emitted from a radiant heat source. Monolithically interconnected modules (MIMs) are being developed in the GaInAs/InP material system for TPV applications because of several potential advantages ( 1). Firstly, small, seriesconnected devices provide a means of increasing the voltage and decreasing the current generated per unit area of the module. Secondly, both electrical contacts are made on the front surface of the M M therefore free carrier absorption is decreased with the use of semi-insulating substrates and back surface reflectors (BSRs). Thirdly the fabrication of MlMs can simplify the assembly of arrays and offer mechanical and thermal coupling advantages.
The conventional approach to MIM fabrication is to use a front surface grid structure (Figure 1) for the component cells, while relying on a low resistivity back contact layer for lateral current transport to a single back contact terminal (Figure 2 ). For efficient TPV system operation, it is necessary to return sub-bandgap photons to the radiator, which can be achieved with a back-surface reflector (BSR). Unfortunately, the low resistivity back contact layer necessarily absorbs a significant portion of the sub-bandgap photons. The thickness and doping level of the back contact layer determine the balance between power losses due to free-carrier absorption of sub-bandgap photons and spreading resistance. A model is being developed that will allow one to minimize the sum of these two power loss terms. 
CdIB
Plan view of conventional MIM design (interconnect omitted).
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Cross-section of conventional MIM design for lattice-matched GaInAs TPV converter structures grown on InP substrates.
Because there is a great variety of potential TPV system configurations, it is important that the basic converter design be as flexible as possible in terms of geometry and output parameters (i.e., operating voltage and current). In the conventional approach to MIM design, the sheet resistance of the back contact layer determines the maximum allowable component cell width and therefore the output voltage of the array per unit length. If a greater cell width is required, the thickness of the back contact layer must be increased in order to reduce the sheet resistance. A thicker back contact layer results in enhanced absorption of sub-bandgap photons by free carriers. For some requirements, the conventional approach may prove to be satisfactory. Clearly, when more flexibility and higher TPV system efficiency is required, an alternative design must be developed.
A New Approach to MIM Design
The primary goal of the new MIh4 design is to gain greater control of the output parameters of the module, while simultaneously increasing the output power densiv and reducing 12R and free-carrier absorption losses. In addition, the design needs to be easy to fabricate with a minimum of individual process steps. W e realized these goals with a device design that utilized interdigitated front and back contacts and a novel interconnect scheme that minimized the loss of active area by using the grid fingers of the component cells as the structure. This technique is referred to as a Grid Finger Intel simplified plan view of this design. :connect (GFI).
Simplified plan view of the grid finger interconnect (GFI) MIM concept.
The gridded back contact (GBC) utilized in the GFI MIM design provides natural solutions to our primary design objectives. The GBC introduces several new parameters to the MIM design that can be exploited to increase flexibility in design and electrical output while reducing losses. For example, the spacing, metauiZation resistivity, and cross-sectional area of the grid fingers in the GBC can all be adjusted to achieve a set of desired MIM output parameters under particular operating conditions and subject to constraints on the design of the MIM device structure (e. g., a specific value for the sheet resistance of the back contact layer to reduce free-carrier absorption). Thus, output flexibility and loss minimization can be realized simultaneously. The above is simply not possible in general using the conventional approach to MIMs. With the GBC, GFI MIM, output flexibility, reduced sub-bandgap optical absorption, and reduced electrical losses are all gained at the expense of a marginal increase in active converter area lost due to the presence of the GBC. However, the abovementioned areal loss is partially recovered in this design because the GFI requires no dedicated interconnect structure since the grid fingers of the component cells are used to form the series connections to complete the module.
The interdigitated GFI MIM device may be fabricated with a simple processing sequence composed of the four basic steps outlined below:
1. Back contact etch: trenches for the back contact grid are etched into the device structure, stopping at the surface of the back contact layer.
4. Metallization: a lift-off procedure is used to electron beam (e-beam) evaporate the top contact grid structure, the back contact grid structure, and the interconnects simultaneously.
A final step for the deposition of an anti-reflection coating may be used or, alternatively, the SiO, insulating layer may be engineered to fulfill this function.
Prototype Devices
We began our investigation of this design concept using a symmetric, interdigitated contact structure. It can be viewed as being composed of two inter-woven grids, each of which has a finger separation distance of 200 pm. Power losses are computed by considering the back contact grid, and the low resistivity back contact layer to be analogous to the top contact grid and emitter layer of a traditional solar cell. The metallization is Ti/Pd/Ag/Pd, the bulk of which is the thick Ag conduction layer. The grid fingers are 7 pm wide and 6 pm thick. In an effort to limit absorption losses, the emitter and back contact layer's sheet resistance (R,) were modeled at 100 OhmdSquare. For the lattice-matched composition of GaInAs the voltage of the maximum power point (V p) was assumed to be 360 mV independent of current density within the range of 1 -3 A/cm2. The power losses were found to be dominated by the spreading resistance in the emitterhack contact layers and joule losses in the metal fingers. Figure 4 is a graphical representation of these two power loss terms for one of the grid structures as a function of current density. It can be seen that within the current density range of 1 -3 A/cm2, the expected power losses for this design are relatively modest.- Modeled power loss for the prototype 1 cm2 %cell GFI MIM design as a function of current density for R, = 100 Ohms/Square.
We have chosen a 1 cm2 8cell module to facilitate comparisons to alternative approaches but it should be noted that this design is fully scaleable without changing the power loss analysis. Figure 5 is a representation of the prototype 8-cell, 1 cm2 GFI MJM. In this illustration, every tenth grid finger is shown for clarity. The interconnects are circled and connect back contacts of the component cell on the left to the top contacts of the component cell to its right. There are two primary ways in w fabrication of this device differs from that of a simple solar cell. The first is the fact that the metallization forming the interconnect is of a multi-level nature. The second is the use of a deposited dielectric layer as an insulator. The success of this design depends on having the capability to deposit a metal grid finger that can continuously bridge the back contact region of one cell to the top contact region of the adjacent cell. This is accomplished by exercising control over the sidewall profile of the etched features.
We routinely employ selective, wet-chemical etchants for the InPIGaInAs material system. HCI is used to etch InP, while an etchant composed of 3H,P0,:4H202: 1H20 is used to etch GaInAs. The devices are grown on clock-wise polished, Fe doped, semi-insulating InP substrates with a (100) orientation 2" toward the nearest (1 10) plane. Experience has shown that perpendicular to the major flat of these substrates, etched features exhibit a "dovetail" profile. Parallel to the major flat they exhibit a 'Y groove" profile. Figure 7 shows an SEM micrograph of the sidewall profiles obtained by wet chemical etching of GaInAs in the 3:4:1 etchant. The "V groove" profile is required to facilitate a continuous metal interconnect.
Sidewall profiles obtained in GaInAs . a) Dovetail perpendicular to the major flat of the substrate and b) V-groove parallel to the major flat. Figure 8 is an illustration of what can happen to the interconnect if the orientation and hence the sidewall profile is not taken into consideration. In this case, the overhang of the "dovetail" profile causes a discontinuity in the interconnect structure. The desired orientation and result is illustrated in Figure 9 . In this case the etched feature was formed parallel to the substrate's major flat resulting in a "V groove" etch profile. Continuous interconnect with proper substrate orientation.
The integrity of the SiO, insulating layer is critical to the successful fabrication of this device. We currently are depositing 2000A of SiO, via chemical vapor deposition (CVD) Figure 10 is a cross sectional SEM image of the SO, coverage of the "V groove" etch profile. This material is of very high quality with a measured breakdown voltage in excess of 1 x lo7 V/cm. Pin-hole density was found to be the primary problematic aspect of the material. Control of pin-holes was determined to be a function of proper cleaning of the deposition system and placement of the sample within the system. Array of nine 1 cm2 GH MIMs fabricated on a 2 inch InP wafer.
Results and Discussion
The electrical performance characteristics of representative p/n, 0.74-eV, GaInAshP MIMs were measured as a function of operating temperature under spectral conditions simulating an ideal, 1ooo"C blackbody at full intensity. Results of these measurements at three different temperatures are given in Figure 12 . The photovoltaic output parameters for each case are listed in table 1. The series-connected, multi-ceIl nature of the MA4 is quite apparent from the high measured open-circuit voltages. As the operating temperature is increased, the MIMs show increased short-circuit current densities and lower open-circuit voltages and ffl factors. The short-circuit current density increase arises from a negative temperature coefficient of the GaInAs bandgap, which allows the MIM to absorb a larger fraction of the available blackbody photon spectrum as the operating temperature is increased. The reverse-saturation current density of the p/n GaInAs converter diodes also increases with temperature, thus reducing the open-circuit voltages and fill factors of the individual cells in the MIM. The measured maximum output power densities for the MIMs are quite encouraging. Values approaching 0.3 W/cm2 were measured for the lower operating temperatures. The MIMs did not have anti-reflection coatings (ARCS) applied, so we can expect power density increases of -30% once well-designed ARCS are included.
Temp. Photovoltaic output parameters of a prototype GFI MIM. 
Conclusions
We have developed a new design for the fabrication of Monolithic Integrated Modules (MIMs) that addresses some of the limitations of the conventional approach. This design provides a means of achieving the flexible output (current and voltage) that will be required for many applications. It can be implemented with a relatively simple processing regime composed of four basic steps. The performance of these modules is encouraging and further research aimed at increasing their output power density is underway.
